Abstract-Temperature is a crucial parameter in many planar technology processing steps. However, the determination of the actual temperature history at the device side of the substrate is not straightforward. We present a novel method for determining the temperature history of the process side of silicon wafers and chips, which is based on well-known silicide formation reactions of metal-Si systems and is determined via (4 point probe) resistance measurements. In this case we explored the Pd-Si system which has a suitable operating range from 100 -200 °C. We propose a method based on metal layers patterned in different line configurations (using the width and number of the lines as parameters) and anticipate that silicide developments at these structures is geometrically dependent and hence can provide a way for obtaining a refined temperature information. First experiments on bulk Si wafers show that the proposed method yields predictable and stable results.
I. INTRODUCTION
Post-processing can add many new functionalities to silicon integrated circuits [1] . The impact of post-processing, however, on the quality and lifetime of the underlying CMOS chips should be carefully monitored and be guaranteed. Temperature is one of the key parameters to be regarded in post-processing. The maximum allowable temperature for post processing is limited to approximately 425 °C [1] .
For Silicon-On-Insulator (SOI) technology [2] even more care should be taken. Given the poor thermally conducting SiO 2 box layer and the relatively thin, active Si area on top there is a substantial risk of local overheating during post-processing. Knowledge of the temperature at device level is thus crucial to guarantee the quality of the total device.
During processes at elevated temperatures such as sputtering or etching, the measurement of temperature on the process area of the wafer is not straight forward. Active temperature measurement equipment can not always be connected to the processed front side of a wafer due to practical limitations. Furthermore, measurement of the wafer backside temperature is not always a proper measure during processing as heat capacity and thermal conductivity of Si and SiO 2 layers are involved.
In this work we propose an alternative temperature monitoring module for measuring the temperature budget at device level on a wafer during post processing. The fundamental basis for this is to make use of silicidation reactions. Many metals in the periodic table react with silicon to form metal-silicides [3] . For a number of metals these reactions are described in physically and mathematically well-defined steps. By measuring the metal sheet resistance before processing and the resulting sheet resistance of the (partly) formed metal-silicide after processing one can ideally reconstruct the thermal budget during this step. Van Graven and Wolters demonstrated this for the Co-Si system to monitor the maximum wafer temperature in Physical Vapor Deposition (PVD) systems [4] . The Co-Si system is an example for deducing maximum temperature in the range of approximately 400-550 °C [4] . Other metals, such as Pd and Pt may be suitable candidates for lower temperature ranges.
II. THEORY

A. Silicidation kinetics
To illustrate the operating principle of our temperature monitoring system we will focus on the Pd-Si system. The reaction of Pd with Si is diffusion limited [5] . The amount of silicide formed depends then on both applied temperature and time. Pd and Si form Pd 2 Si at elevated temperatures. This already occurs at relatively low temperatures well below 200 °C [6] [7] [8] . We validated this reaction via in situ four point probe resistance measurements in a vacuum oven [9] . The resistance of a Pd thin film on Si and the formed Pd 2 Si was monitored during isothermal annealing. Subsequently, the resulting Pd 2 Si thickness was derived using a simple 3-layer (Pd -Pd 2 Si -Si) resistive model. Since the thickness growth of Pd 2 Si is diffusion limited the square of the thickness versus time should render a linear plot. This is illustrated in Fig. 1a for measurements of a 156 nm Pd film on moderately doped (N A ~ 10 15 cm -3 ) Si for various temperatures. From this data the diffusivity D can be derived and it can be plotted in an Arrhenius curve (ln(D) versus the reciprocal temperature) as shown in Fig. 1b. From Fig. 1b the activation energy E A can be derived [8] and it was found to be 1.0 ± 0.1 eV, in close agreement with literature [7] . So, this is a well-understood and stable process, enabling to deduce temperature from resistance. 
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B. Manipulation of silicide development as a function of metal line width
Next, this well-defined behavior of the Pd-Si system was exploited in the design of test structures. The use of SOI wafers and the isotropic nature of the silicide formation enable us to design structures that make optimum use of the resulting silicide formation profile. An example to illustrate this effect is given in Fig. 2 .
In Fig. 2a-1 ) a 50 nm Pd metal line is shown with a given width W, whereas in Fig. 2a -2) this line is divided in two equal parts of width W/2. Before silicide formation the resistance of both line structures will be the same. During silicide formation a Pd 2 Si profile will develop in vertical and lateral direction. As soon as the SOI thickness is used the reaction will continue in lateral direction only. In this case the structure in Fig. 2b-1 ) renders two propelling silicide fronts whereas the structure in Fig. 2b-2 ) renders four propelling silicide fronts. Starting from an initially equal resistance, a difference in the measured resistance for the two structures will occur for the same thermal budget. So, as soon as the SOI thickness has been consumed a different diffusion path will develop and other kinetics will be measured for the two structures whereas the thermal budget seen by the two is the same. In this manner additional information and hence a more refined determination on the temperature is obtained.
III. EXPERIMENTAL
In order to verify the above we designed various test structures. Around 50 dies of 8.7 mm x 8.7 mm are patterned on a 4" test wafer. Each die contains a total of 600 test structures divided into repeating blocks of 24 -30 individual test structures, enabling statistically verifiable measurements. Structures are divided into thermo ("lines")-arrays and reference structures such as electrical line width measurement structures, greek crosses and Van der Pauw structures. Examples of processed wafers with line structures are depicted in Fig. 3 . Single, double or triple line structures are both patterned horizontally and vertically with widths from 2 to 60 μm. Repetitive series of three structures were made at which the resulting line width (and hence total resistance before measurements) stays the same but the number of lines differs (i.e. 1 line x W, 2 lines x W/2, and 3 lines x W/3, see structures in Fig. 3 ).
Cleanroom processing was as follows: silicon substrates (100 mm, p-type, <100>, resistivity 5-10 :cm, thickness 525μm) were cleaned using an in house built Ozone/steam cleaner. After a 1% HF dip a 30nm of thermal oxide was grown. Hereafter, the above mentioned structures were patterned using OLIN 906/12 photoresist. After development the wafers were etched in BHF to etch the oxide in the open areas. Keeping the resist in place, a layer of nominal 50 nm of Pd was sputter deposited at 200 W at room temperature. The excess of Pd was removed via lift-off using ultrasonic cleaning in acetone. Finally, the wafers were diced into the die dimensions mentioned above. Electrical measurements took place at a Süss MicroTec PM300 thermo chuck with a four point probe connected to a Keithley 4200 Semiconductor Parameter Analyzer. Samples were heated isothermally for two hours at temperatures in the range of 125 -200 °C under a continuous N 2 flow. Resistances of various structures were measured before and after the heat treatment.
IV. RESULTS AND DISCUSSION
At present we could not make use of SOI wafers so the results will be shown for relatively thick bulk Si wafers. Results on measurements of structures depicted in Fig. 3 are shown in Fig. 4 . Data are shown for two different isothermal measurements at 150 and 175 °C, which came from two independent batches. Before heating the structures of 60 μm and 15 μm have a resistance value independent of the number of lines. For the thinner structures of 6 μm there is a deviation. The thinnest structure of 3 lines x 2 μm has the highest resistance due to lithographic imperfections and limitations. The standard deviation of the 60 μm and 15 μm structures is so small that it is not visible on this scale indicating a good uniformity over the wafer of these structures. Upon heating the resistance values increase due to the formation of a high resistive Pd 2 Si layer at the expense of the lower resistive Pd layer. At 175 °C the silicide formation has proceeded further than at 150 °C resulting in higher resistance values.
On bulk wafers, the parasitic resistance of the underlying silicon layer, R Si , might influence our resistance values. This influence can be regarded as an systematic error and we propose a compensation method for it. First, the greek crosses which were deposited as test structures among the line structures enable us to extract the Pd and also Pd 2 Si sheet resistance without the influence of R Si . In Fig. 5 the results are shown for greek crosses with three different W and length L dimensions. Next, the theoretical value of the resistances of the line structures without the parasitic Si bulk resistance was determined for the cases before and after heating at the two temperatures. The theoretical value is equal to the number of squares of the line times the sheet resistance obtained from Fig. 5 . Finally, from the theoretical resistance and measured resistance the silicon bulk resistance per structure was determined. The results are depicted in Fig. 6 .
The small error bars at the 60 μm and 15 μm line width structures indicate the good accuracy of this procedure. This procedure gave similar results for the three temperature cases. Thus, the silicon resistance per structure can be regarded as a systematic error, which can be compensated for.
With the values of the silicon resistance known for every line structure one is able to compensate for it and obtain from the starting and the end value of the measured resistance the amount of Pd 2 Si formed and the temperature provided the time is known.
In the system used here with bulk Si wafers one can not make use of the sideward silicide progression and line width expansion as outlined in theory, since the silicide can continuously grow in the depth. Nonetheless, one is able to determine the temperature after measuring start and final value of the resistance for each structure. Parameters which tune this system are the line width for the desired resistance intervals and the metal thickness. For measurements that take longer times, thicker metal layers can be chosen. We found that this Pd-Si system works well between temperatures in the range of 100 -200 °C. Since the Pd-Si reaction is diffusion limited two parameters are involved, time and temperature. So for this one metal system information on time has to be known to deduce the temperature or vice versa.
This research is still in progress. Currently, we are testing this system on SOI wafers at which we expect that the hypothesis outlined in the theory will be demonstrated. This would ensure an optimal usage of the line width profiles, i.e. since at SOI the silicide growth cannot be continuously in the depth of the wafer sideward silicide growth will dominate the measured resistance. In the case presented here we could not make use of this effect. In the case of SOI wafers one is then much better able to determine accurately the applied temperature to the structures provided time is known.
V. CONCLUSION
Simple test structures for wafer temperature determination during processing have been presented. First results on patterned metal structures with varying line widths on silicon wafers for usage as thermo-sensors have been shown. These sensors are based on well-known silicidation kinetics of several metals with Si. The Pd-Si system shows a good applicability in the range of 100-200 °C. First results on bulk Si wafers showed that there was a systematic error due to Si bulk resistance. This can, nonetheless, be accounted for via the resistance values derived from the greek cross test structures before and after heating. On SOI wafers or high resistivity wafers this parasitic effect of the bulk Si is expected to be negligible. The measured resistance before and after heating was similar for structures with the same effective line width (number of lines x individual line width) but the effect anticipated for SOI wafers was not observed. So far the data presented here already shows the applicability of the Pd-Si system at fixed measurements times, even at bulk Si wafers. From the resistance values before and after heating at well-known time intervals the applied temperature can be deduced.
More measurements are in progress on SOI wafers to fully explore the silicide profile development at such wafers as compared to bulk Si wafers and obtain a more refined determination on the temperature history of the wafer.
